Shinnung Jeong

Curriculum Vitae

CONTACT INFORMATION

School of Electrical and Electronic Engineering Yonsei University Engineering Hall #3 C407 50 Yonsei-Ro Seodaemun-gu Seoul, South Korea, 03722 shin0403@yonsei.ac.kr shin0403@corelab.or.kr http://www.corelab.or.kr/~shinnung

EDUCATION

Yonsei University, Seoul, Republic of Korea Integrate M.S./Ph.D. Student, March 2019 to Present Advisor: Prof. Hanjun Kim

Pohang University of Science and Technology (POSTECH), Pohang, Republic of Korea Bachelor of Science in Creative IT Engineering, March 2015 to February 2019

Gwangju Science Academy for the Gifted, Gwangju, Republic of Korea High school, March 2013 to February 2015

EXPERIENCE

Research Assistant, March 2019 to Present

Compiler Research Laboratory (Corelab), Younsei University, Seoul, Republic of Korea

- Design graph processing model and abstraction for GPU (PACT 2022).
- Suggest storage format to efficiently utilize graph for GPU graph processing (ICPP 2024).
- Research on high-level synthesis compiler, deep learning compiler, homomorphic encryption compiler, real-time system, etc. (CGO 2021, DAC 2023, CGO 2022, ECRTS 2022).

Visiting Scholar, March 2023 to March 2024

High Performance Architecture Lab(HPArch), Georgia Institute of Technology, Atlanta, Georgia, USA

- Advisor : Prof. Hyesoon Kim
- Propose micro-architecture to convert sparse operation to dense operation on GPU for graph workload (HPCA 2024).
- Develop compiler of the Open Source GPU, Vortex GPU.
- Expand the application support of the Vortex GPU.

Undergraduate Research Assistant, December 2017 to June 2018

Compiler Research Laboratory (Corelab), POSTECH, Pohang, Republic of Korea

• Develop interactive outdoor advertisement system that recommends advertisements based on eyes pose, facial expression, age, and gender data.

Undergraduate Research Assistant, June to August 2016, January to February 2017 POSTECH Database and Data Mining Lab (Big data lab), POSTECH, Pohang, Republic of Korea

• Design Natural Language processing system for Korean.

${\bf Undergraduate~Student~Intern,~September~to~December~2016}$

Excem, Pohang, Republic of Korea

• Develop alarm system and web UI for cloud server.

Exchange Student, September to December 2015 University of California, Berkeley, United States of America

RECOGNITION

- Magna Cum Laude from POSTECH, February 2019
- Excellence Award, Creative IT Design Competition, Department of Creative IT Engineering, POSTECH, June 2018
- PJ Metal Best Papers, Department of Humanities and social sciences, POSTECH, December 2018
- Excellence Award, 2018 POSTECH Hackathon Catch, PoApper, November 2018
- Excellence Award, Arthackathon: Next-generation culture and arts education with 4th Industrial Revolution Technology, Jun 2018
- The Grand Prize, Create IT Design Competition, Department of Creative IT Engineering, POSTECH, June 2016
- Vadas Award, Create IT Design Competition, Department of Creative IT Engineering, POSTECH, December 2016 (Award given to the most commercially successful project)
- Vadas Award, Create IT Design Competition, Department of Creative IT Engineering, POSTECH, June 2016

ACTIVITIES

International Conference Reviewer

• Reviewer, Transactions on Architecture and Code Optimization (TACO), 2023

International Conference Sub-reviewer

- Sub-reviewer, The ACM SIGBED International Conference on Embedded Software (EMSOFT), 2024
- Sub-reviewer, The ACM/IEEE International Symposium on Code Generation and Optimization (CGO), 2022, 2021, 2020
- Sub-reviewer, IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2022, 2021, 2023
- Sub-reviewer, The 25th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2020
- Sub-reviewer, 2019 IEEE Micro, 2019

Teaching

- EEE3313-01: Basic Digital Experiments, Yonsei University Teaching Assistant (Spring 2019, Fall 2020, Spring 2021)
 - Teaching weekly lab classes about how to writing RTL Verilog code and designing hardware acceleration
- EEE3540-01: Microprocessor, Yonsei University

Teaching Assistant, Fall 2019

Teaching weekly lab classes

Publications

Refereed Journal Publications

[1] Bongjun Kim, Seonyeong Heo, Jaeho Lee, Shinnung Jeong, Yongwoo Lee, and Hanjun Kim, "Compiler-assisted Semantic-aware Encryption for Efficient and Secure Serverless Computing," in *IEEE Internet of Things Journal*, April 2021.

IF=9.936, Q1 (JCR 2019)

Refereed Conference Publications

[2] Shinnung Jeong, Liam Paul Cooper, Ju Min Lee, Heelim Choi, Nicholas Parnenzini, Chihyo Ahn, Yongwoo Lee, Hanjun Kim, and Hyesoon Kim, "SparseWeaver: Converting Sparse Operations as Dense Operations on GPUs for Graph Workloads," to appear in 2025 IEEE International Symposium on High-Performance Computer Architecture (HPCA), March 2025.

- [3] Shinnung Jeong and Hanjun Kim, "Matrix Pattern-aware Partitioning and Auto-tuning Space Pruning for Graph Processing on GPU," in *The 9th International Conference On Consumer Electronics Asia* (ICEE-ASIA), November 2024.
- [4] Shinnung Jeong, Sungjun Cho, Yongwoo Lee, Hyunjun Park, Seonyeong Heo, Gwangsun Kim, Youngsok Kim, and Hanjun Kim, "CR2: Community-aware Compressed Regular Representation for Graph Processing on a GPU," in *Proceedings of the 53rd International Conference on Parallel Processing (ICPP)*, August 2024.
- [5] Seungbin Song, Ju Min Lee, Haeeun Jeong, Hyunho Kwon, Shinnung Jeong, Jaeho Lee, and Hanjun Kim, "TeMCO: Tensor Memory Compiler Optimization across Tensor Decompositions in Deep Learning Inference," in *Proceedings of the 53rd International Conference on Parallel Processing (ICPP)*, August 2024.
- [6] Jaeho Lee, Shinnung Jeong, Seungbin Song, Kunwoo Kim, Heelim Choi, Youngsok Kim, and Hanjun Kim, "Occamy: Memory-efficient GPU Compiler for DNN Inference," in *Proceedings of the 60th Annual Design Automation Conference 2023 (DAC)*, July 2023.
- [7] Shinnung Jeong, Yongwoo Lee, Jaeho Lee, Heelim Choi, Seungbin Song, Jinho Lee, Youngsok Kim, and Hanjun Kim, "Decoupling Schedule, Topology Layout, and Algorithm to Easily Enlarge the Tuning Space of GPU Graph Processing," in *Proceedings of the 31st International Conference on Parallel Architectures and Compilation Techniques (PACT)*, October 2022.
- [8] Seonyeong Heo, Shinnung Jeong, and Hanjun Kim, "RTScale: Sensitivity-Aware Adaptive Image Scaling for Real-Time Object Detection," in 34th Euromicro Conference on Real-Time Systems (ECRTS), July 2022.
- [9] Yongwoo Lee, Seonyeong Heo, Seonyoung Cheon, Shinnung Jeong, Changsu Kim, Eunkyung Kim, Dongyoon Lee, and Hanjun Kim, "HECATE: Performance-Aware Scale Optimization for Homomorphic Encryption Compiler," in *Proceedings of the 2022 International Symposium on Code Generation and Optimization (CGO)*, April 2022.
- [10] Changsu Kim, Shinnung Jeong, Sungjun Cho, Yongwoo Lee, William Song, Youngsok Kim, and Hanjun Kim, "Thread-Aware Area-Efficient High-Level Synthesis Compiler for Embedded Devices," in Proceedings of the 2021 International Symposium on Code Generation and Optimization (CGO), March 2021.

Refereed Workshop Publications

[11] Chihyo Ahn, Shinnung Jeong, Liam Paul Cooper, Nicholas Parnenzini, and Hyesoon Kim, "Comparative Analysis of Executing GPU Applications on FPGA: HLS vs. Soft GPU Approaches," in *The Third International Workshop on Coarse-Grained Reconfigurable Architectures for High-Performance Computing (CGRA)*, May 2024.

Refereed Poster Publications

- [12] Changsu Kim, Yongwoo Lee, Shinnung Jeong, and Hanjun Kim, "Logic Deduplication with Decentralized Pointer Analysis in HLS for Post-Quantum Cryptography Algorithms," in *Proceedings of the 57th Annual Design Automation Conference 2020 (Poster) (DAC)*, July 2020.
- [13] Changsu Kim, Yongwoo Lee, Shinnung Jeong, Wen Wang, Jakub Szefer, and Hanjun Kim, "Pipeline-aware Logic Deduplication in High-Level Synthesis for Post-Quantum Cryptography Algorithms," in *Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays* (FPGA), February 2020.

PATENTS

- [14] Hanjun Kim, Bongjun Kim, Jaeho Lee, Seonyeong Heo, Shinnung Jeong, and Yongwoo Lee, "IoT Service Providing Method Based on Adaptive Encryption and IoT Apparatus," KR Patent Number 10-2508448-0000, March 2024.
- [15] Hanjun Kim, Youngsok Kim, Changsu Kim, Shinnung Jeong, Yongwoo Lee, Sungjun Cho, and William Song, "High-Level Synthesis Method and Apparatus for Hardware Optimization," KR Patent App. 10-2022-0023420, February 2022.